SDG Electronics

Capacitive load driver

Capacitive load driver with circuit equations and operating-limit checks.

Development preview. Check the assumptions below before relying on a result. Calculations run in your browser.

Loading calculator…

How it calculates

Local loaded open-loop model: Aloaded = A0(s)[1+s Riso CL]/[1+s(Ro+Riso)CL]

Dual-feedback components: CF = max[1/(2*pi*RF fblend), 3 Riso CL/RF]; RG = RF/(NGdc-1)

Exact passive feedback network: YCF(V--VO) + (V--Vload)/RF + V-/RG = 0

Loop gain: T(s) = A0(s) * V-/Vinternal

Assumptions

  • Generic amplifier: dominant pole, entered second pole and constant open-loop output resistance. The dual-feedback passive network is solved by nodal analysis including RF/CF loading. At DC, RF senses the load; at high frequency, CF senses the amplifier pin. For gains above unity, high-frequency noise gain tends to one, so the amplifier must be unity-gain stable.
  • The CF choice puts RF CF at least three times Riso CL and below the requested transition frequency. The resistor search finds the first target-margin crossing on a logarithmic grid and refines it; it is a bounded numerical design suggestion, not a guarantee for a real device. The chosen Riso remains the plotted operating point. DC error neglects finite AOL and offset.

Worked example

These are the calculator's default inputs. Change any input above to recalculate.

Inputs

Feedback
local
Requested dual-feedback transition
1000 Hz
Dual-feedback resistor RF
20000 Ω
Target phase margin
60 deg
Maximum searched isolation resistor
100000 Ω
Amplifier GBW
1000000 Hz
DC open-loop gain
100 dB
Additional open-loop pole
10000000 Hz
Open-loop output resistance
50 Ω
Isolation resistor
47 Ω
Load capacitance
1e-9 F
Closed-loop noise gain
1
DC load current
0.001 A

Results

Approximate phase margin
70.9455 deg
Loop crossover
903022 Hz
Isolation/load pole
3386280 Hz
DC isolation resistor drop
0.047 V
Dual-feedback CF
Not used F
Dual-feedback gain resistor RG
Omit Ω
Smallest searched resistor meeting target
0 Ω
Recommended resistor phase margin
67.8759 deg

All electronics calculators